



## **Motion JPEG Decoder**

# **Preliminary**

#### Overview

The LC82221L is a full-color digital image data expansion IC that accepts data in formats that essentially conform to the JPEG standard. With the provision of frame memory, this IC can input and output image data in standard video formats. In addition, it also supports a wide range of image display functions using that frame memory. As compared to earlier JPEG ICs, this IC features simplified JPEG functionality and a greater emphasis on display functions. Thus it supports the creation of excellent cost-performance ratio systems for applications that require a display system.

#### **Features**


- High image quality image expansion using the JPEG system
- Superlative cost performance achieved by only providing decoding functions.
- Two built-in quantization tables.
- High-speed processing achieved by using fixed Huffman tables. Application do not have to set up these tables.
- Two Huffman tables, one for luminance data and one for chrominance data, are provided.
- Supports scaling factor parameters that allow the quantization factor to be changed.
- DRAM for code data buffering and image data playback can be connected directly.
- Applications can use either 2Mb or 4Mb DRAMs based on the sizes of the image handled and the structure of the system. However, 16-bit data path DRAMs must be used.
- Image data is output in synchronization with an image display synchronizing signal.
- Color structure of the code data is Y:U:V=4:1:1.
- Dedicated code data input bus provided to avoid loading the host bus. DMA transfers are also supported.

- Users can select either RGB or YUV for image data output.
- Built-in YUV to RGB color conversion circuit
- The LC82221L supports image sizes up to 1024 pixels in the horizontal direction. The range of vertical sizes handled can be set up arbitrarily, since it is limited by the size of the DRAM provided.
- 3.3-V single-voltage power supply. Low power.
- The display position and display size can be set.
- SOI and EOI marker support
- Horizontal and vertical scrolling display functions
- Support for overwrite display, in which the next data for expansion is displayed by overwriting the previously expanded image data


# **Package Dimensions**

unit: mm

#### 3214-SQFP144



## **Block Diagram**



# **Specifications**

## **Electrical Characteristics**

## Absolute Maximum Ratings at $V_{SS} = 0 \ V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub>		-0.3 to +4.6	V
Input and output voltage	V <sub>I</sub> , V <sub>O</sub>		-0.3 to V <sub>DD</sub> +0.3	V
Input and output current	I <sub>I</sub> , I <sub>O</sub>		-20 to +20	mA
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

#### Allowable Operating Ranges at $Ta = -30 \text{ to } +70^{\circ}\text{C}$

Parameter	Cumbal	Symbol Conditions -	Ratings			Unit
Farameter	Syllibol		min	typ	max	Offic
Supply voltage	V <sub>DD</sub>		3.0	3.3	3.6	V
Input voltage	V <sub>IN</sub>		0		$V_{DD}$	V

## DC Characteristics at Ta = -30 to +70 °C, $V_{DD}$ = 3.0 to 3.6 V, $V_{SS}$ = 0 V

Parameter	Cumbal	Conditions	Ratings			Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
Input high-level voltage	V <sub>IH</sub> 1	CMOS level inputs: (1)	0.7 V <sub>DD</sub>			V
Input low-level voltage	V <sub>IL</sub> 1			0.2 V <sub>DD</sub>	V	
Input high-level voltage	V <sub>IH</sub> 2	011001 101 1111 1 (0)	0.75 V <sub>DD</sub>			V
Input low-level voltage	V <sub>IL</sub> 2	CMOS level Schmitt inputs: (2)			0.15 V <sub>DD</sub>	V
Input high-level current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub> ; All input pins (including bus pins)	-10		+10	μA
Input low-level current	I <sub>IL</sub> 1	V <sub>IN</sub> = V <sub>SS</sub> : (3)	-10		+10	μA
Imput low-level current	I <sub>IL</sub> 2	V <sub>IN</sub> = V <sub>DD</sub> ; Pins with pull-up resistors: (4)	-100		-10	μA
Output high-level voltage	V <sub>OH</sub>	$I_{OH} = -6$ mA; All output pins (including bus pins)	V <sub>DD</sub> – 0.8			V
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6 mA; All output pins (including bus pins)			0.4	V
Output leakage current	loz	When set to high-impedance output: (5)	-10		+10	μA
Pull-up resistance	R <sub>UP</sub>	(6)	70	140	280	kΩ

#### Applicable Pins

- (1) CTLCPU, CTLA, CTLD, CLKSEL, CLK, CDD, TEST, MD, DG, DB, DR, ZPXEN, ZHSYNC, ZVSYNC, PXCLK
- (2) ZCTLCS, ZCTLRD, ZCTLWR, ZRESET, ZCDCS, ZCDWR
- (3) CTLCPU, CTLA, CTLD, CLKSEL, CLK, CDD, TEST, DG, DB, DR, ZPXEN, ZHSYNC, ZVSYNC, PXCLK, ZCTLCS, ZCTLRD, ZCTLWR, ZRESET, ZCDCS, ZCDWR
- (4) MD
- (5) ZCTLRDY, CTLD, ZCDRDY, MD, DG, DB, DR
- (6) MD

## **Pin Functions**

Pin Number	Pin Name	Туре	Description				
1	V <sub>SS</sub>		Ground				
2	ZCTLINT	0	ontrol bus interrupt request				
3	ZCTLCS	I	ntrol bus select				
4	ZCTLRD/RW	ı	atrol bus read or R/W select				
5	ZCTLWR/DS	ı	atrol bus write/data strobe				
6	ZCTLRDY	0	Control bus ready (tri-state output)				
7	CTLCPU	ı	Control bus CPU type selection				
8	V <sub>DD</sub>		+3.3-V power supply				
9	V <sub>SS</sub>		Ground				
10		NC					
11		NC					
12	CTLA5	ı					
13	CTLA4	ı					
14	CTLA3	ı					
15	CTLA2	- 1	Control bus address				
16	CTLA1	ı					
17	CTLA0	ı					
18	V <sub>DD</sub>		+3.3-V power supply				
19	V <sub>SS</sub>		Ground				
20	CTLD7	I/O					
21	CTLD6	I/O					
22	CTLD5	I/O	particul him date				
23	CTLD4	I/O					
24	CTLD3	I/O	ontrol bus data				
25	CTLD2	I/O					
26	CTLD1	I/O					
27	CTLD0	I/O					
28	V <sub>DD</sub>		+3.3-V power supply				
29	V <sub>SS</sub>		Ground				
30	CLKSEL0	ı	Clock divisor setting				
31	CLKSEL1	- 1	CLKSEL1:0 = 00: No divisor, 01: Divisor = 2, 10: Divisor = 3.				
32	CLK	I	System (decode) clock input				
33		NC					
34	ZRESET	I	Hardware reset				
35		NC					
36	V <sub>SS</sub>		Ground				
37	V <sub>DD</sub>		+3.3-V power supply				
38	ZCDCS/ZCDACK	I	Code bus select/code bus DMA acknowledge				
39	ZCDINT/ZCDREQ	0	Code bus interrupt/code bus DMA request				
40	ZCDWR	ı	Code bus data write signal				
41	ZCDRDY	0	Code bus ready (tri-state output)				
42	CDD15	ı					
43	CDD14	ı	Code bus data				
44	CDD13	ı	(CDD8 to CDD15 are unused in 8-bit mode.*)				
45	CDD12	ı					
	nina muat ha nullad i		Continued on payt page				

Note: \* These pins must be pulled up with a resistance of about 10 k $\Omega$ .

Continued on next page.

## Continued from preceding page.

Pin Number	Pin Name	Туре	Description				
46	$V_{DD}$		+3.3-V power supply				
47	V <sub>SS</sub>		Ground				
48	CDD11	ı					
49	CDD10	ı					
50	CDD9	ı	do hua data				
51	CDD8	ı	Code bus data				
52	CDD7	ı					
53	CDD6	ı					
54	$V_{DD}$		+3.3-V power supply				
55	V <sub>SS</sub>		Ground				
56	CDD5	ı					
57	CDD4	ı					
58	CDD3	ı					
59	CDD2	ı	Code bus data				
60	CDD1	ı					
61	CDD0	ı					
62	V <sub>SS</sub>		+3.3-V power supply				
63	V <sub>DD</sub>		Ground				
64		NC					
65		NC					
66		NC					
67	TEST0	ı					
68	TEST1	ı					
69	TEST2	ı	Test pins *				
70	TEST3	ı					
71	TEST4	ı					
72	V <sub>SS</sub>		Ground				
73	$V_{DD}$		+3.3-V power supply				
74	ZOE	0	Memory output enable				
75	ZWEL	0	Memory write enable (L)				
76	ZRAS	0	Row address strobe				
77	ZCASL	0	Column address strobe (L)				
78	ZWEH/ZCASH	0	Memory write enable (H)/column address strobe (H)				
79	V <sub>SS</sub>		Ground				
80	MD15	I/O					
81	MD14	I/O					
82	MD13	I/O					
83	MD12	I/O					
84	MD11	I/O	Frame memory interface data bus				
85	MD10	I/O	Frame memory interface data bus				
86	MD9	I/O					
87	MD8	I/O					
88	MD7	I/O					
89	MD6	I/O					
90	$V_{DD}$		+3.3-V power supply				

Note:\* These pins must be tied to ground.

Continued on next page.

## Continued from preceding page.

Pin Number	Pin Name	Туре	Description		
91	V <sub>SS</sub>		Ground		
92	MD5	I/O			
93	MD4	I/O			
94	MD3	I/O	Frame memory interfered data has		
95	MD2	I/O	Frame memory interface data bus		
96	MD1	I/O			
97	MD0	I/O			
98	$V_{DD}$		+3.3-V power supply		
99	MA8	0			
100	MA7	0			
101	MA6	0			
102	MA5	0			
103	MA4	0	Frame memory address signals		
104	MA3	0			
105	MA2	0			
106	MA1	0			
107	MA0	0			
108	V <sub>SS</sub>		Ground		
109	$V_{DD}$		+3.3-V power supply		
110	DG7	0			
111	DG6	0			
112	DG5	0	ixel data bus G (U) *		
113	DG4	0			
114	DG3	0			
115	DG2	0			
116	DG1	0			
117	DG0	0			
118	V <sub>SS</sub>		Ground		
119	$V_{DD}$		+3.3-V power supply		
120	DB7	0			
121	DB6	0			
122	DB5	0	Divid data has D. A.A. *		
123	DB4	0	Pixel data bus B (V) *		
124	DB3	0			
125	DB2	0			
126	$V_{DD}$		+3.3-V power supply		
127	V <sub>SS</sub>		Ground		
128	DB1	0	Divel data hus D (// *		
129	DB0	0	Pixel data bus B (V) *		
130	DR7	0			
131	DR6	0	Divel data hus D (V) *		
132	DR5	0	Pixel data bus R (Y) *		
133	DR4	0			
134	V <sub>SS</sub>		Ground		

Note: \* These pins must be pulled up with a resistance of about 10 k $\Omega$ .

Continued on next page.

Continued from preceding page.

Pin Number	Pin Name	Туре	Description			
135	DR3	0				
136	DR2	0	Pixel data bus R (Y) *			
137	DR1	0	Pixel data bus R (1) *			
138	DR0	0				
139	ZPXEN	1	ixel data enable signal			
140	ZBLANK	0	nking signal			
141	ZHSYNC	- 1	rizontal synchronizing signal			
142	ZVSYNC	- 1	ertical synchronizing signal			
143	PXCLK	I	Pixel clock			
144	$V_{DD}$		+3.3-V power supply			

Note:\* These pins must be pulled up with a resistance of about 10 k $\Omega$ .

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1998. Specifications and information herein are subject to change without notice.